A quantitative analysis of OS noise
Alessandro Morari, Roberto Gioiosa, et al.
IPDPS 2011
A general theory for characterizing and then realizing algorithms in hardware is given. The physical process of computation is interpreted in terms of a graph in physical space and time, and then an embedding into this graph of another graph which characterizes data flow in particular algorithms is given. The types of the special class of computational structures called systolic arrays which can occur physically are completely described, and a technique is developed for mapping the graph of a particular systolic algorithm into a physical array. Examples illustrate the methodology. © 1984 Springer-Verlag.
Alessandro Morari, Roberto Gioiosa, et al.
IPDPS 2011
Thomas M. Cover
IEEE Trans. Inf. Theory
M.J. Slattery, Joan L. Mitchell
IBM J. Res. Dev
Victor Valls, Panagiotis Promponas, et al.
IEEE Communications Magazine