Scalable protocol engine for high-bandwidth communications

In this paper, we examine the criteria of designing a protocol engine for high-bandwidth communications, and derive the location of the boundary between dedicated hardware and a generic general-purpose processor as a function of the required performance. The design and implementation of a Fibre Channel protocol engine using both customized CMOS and embedded processors is used as an example to illustrate these design considerations.