Practical issues of interconnect analysis in deep submicron integrated circuits

In this paper, we review the algorithms and methodologies used for interconnect analysis in deep submicron integrated circuits. In particular, we examine the techniques that have been practically used for static timing and static noise analysis in the design of high-performance microprocessors. We also consider the technology and performance trends which are driving us toward more sophisticated algorithms and more complex analysis for interconnect.