Conference paper
Design and implementation of the POWER5™ microprocessor
Joachim Clabes, Joshua Friedrich, et al.
DAC 2004
The Power7 is IBM's first eight-core processor, with each core capable of four-way simultaneous-multithreading operation. Its key architectural features include an advanced memory hierarchy with three levels of on-chip cache; embedded-DRAM devices used in the highest level of the cache; and a new memory interface. This balanced multicore design scales from 1 to 32 sockets in commercial and scientific environments. © 2006 IEEE.
Joachim Clabes, Joshua Friedrich, et al.
DAC 2004
Dieter Wendel, Ronald Kalla, et al.
ISSCC 2010
Joshua Friedrich, Hung Le, et al.
ICICDT 2014
Hans Jacobson, Pradip Bose, et al.
HPCA 2005