Augusto Vega, Alper Buyuktosunoglu, et al.
IEEE Micro
Paper
Power-aware microarchitecture: Design and modeling challenges for next-generation microprocessors
Abstract
The ability to estimate power consumption during early-stage definition and trade-off studies is a key new methodology enhancement. Opportunities for saving power can be exposed via microarchitecture-level modeling, particularly through clock-gating and dynamic adaptation.
Related
Víctor Jiménez, Francisco J. Cazorla, et al.
IEEE Micro
Matt Ziegler, Ramon Bertran, et al.
IBM J. Res. Dev
Mayan Moudgill, Pradip Bose, et al.
IEEE International Performance, Computing and Communications Conference, Proceedings 1999