Asen Asenov, Binjie Cheng, et al.
IEEE T-ED
Power grids for sub-micron large integrated circuits are performance limiting factors due to the large power dissipated (e.g. 100 W at 1.8 V). The analysis of such power grids is important in order to predict and possibly improve the performance. Current classical analysis methods are falling behind as grids become ever larger. This paper proposes a new efficient analysis method suitable for both DC and transient simulation of large power grids.
Asen Asenov, Binjie Cheng, et al.
IEEE T-ED
Sani R. Nassif, Kanak Agarwal, et al.
ISCAS 2006
Haifeng Qian, Sani R. Nassif, et al.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Haihua Su, Emrah Acar, et al.
DAC 2003