Micro-architecture verification for microprocessors

Eyal Bin; Laurent Fournier

doi:10.1109/MTV.2004.16

MTV 2004

Conference paper

15 Dec 2005

Micro-architecture verification for microprocessors

View publication

Abstract

We present a tool and a methodology for micro-architecture verification of microprocessors. This document serves as an introduction to the invited talk in the special session on micro-architecture verification of microprocessors. © 2005 IEEE.

Conference paper

Generating random solutions for constraint satisfaction problems

Rina Dechter, Kalev Kask, et al.

AAAI/IAAI 2002

Conference paper

Guaranteeing high availability goals for virtual machine placement

Eyal Bin, Ofer Biran, et al.

ICDCS 2011

Paper

Genesys-Pro: Innovations in test program generation for functional processor verification

Allon Adir, Eli Almog, et al.

IEEE Design and Test of Computers

Conference paper

Functional verification methodology for microprocessors using the Genesys test-program generator. Application to the x86 microprocessors family

Laurent Fournier, Yaron Arbetman, et al.

DATE 1999

View all publications

Abstract

Related

Generating random solutions for constraint satisfaction problems

Guaranteeing high availability goals for virtual machine placement

Genesys-Pro: Innovations in test program generation for functional processor verification

Functional verification methodology for microprocessors using the Genesys test-program generator. Application to the x86 microprocessors family