D. Singh, J. Sleight, et al.
IEDM 2005
Paper
Measurement of PLL phase error caused by power supply noise
Abstract
The measurement of the accumulated phase error of phase-locked loops (PLLs) in microprocessor systems is discussed. A system which creates controlled power supply noise and measures the PLL response is described. Examples of the use of this technique are shown for a PLL used in a 400MHz microprocessor.
Related
Keith A. Jenkins, J.N. Burghartz, et al.
IEDM 1993
Q. Ouyang, S.J. Koester, et al.
SISPAD 2003
Conference paper
Low temperature SER and noise in a high speed DRAM
W.H. Henkels, N.C.-C. Lu, et al.
Workshop on Low Temperature Semiconductor Electronics 1989