Latch-to-latch CMOS-driven optical link at 28 Gb/s

Benjamin G. Lee; Seongwon Kim; Yoon Ho Daniel Lee; Jonathan E. Proesel; Christian W. Baks; Alexander V. Rylyakov; Clint L. Schow

doi:10.1364/cleo_si.2014.stu1g.6

CLEO 2014

Conference paper

08 Jun 2014

Latch-to-latch CMOS-driven optical link at 28 Gb/s

View publication

Abstract

We demonstrate a 3.4-pJ/bit CMOS-driven VCSEL link incorporating latched half-rate inputs and outputs operating error-free at 28 Gb/s over a few meters of multimode fiber.

Paper

Four-channel WDM transmitter with heterogeneously integrated III-V/Si photonics and low power 32 nm CMOS drivers

T.N. Huynh, Anand Ramaswamy, et al.

Journal of Lightwave Technology

Conference paper

Demonstration of 300 Gbps error-free transmission of WDM data stream in silicon photonic wires

Xiaogang Chen, Benjamin G. Lee, et al.

CLEO 2007

Conference paper

A 2.6mW 370MHz-to-2.5GHz open-loop quadrature clock generator

Kyu-Hyoun Kim, Paul W. Coteus, et al.

ISSCC 2008

Conference paper

Hybrid-integrated germanium photodetector and CMOS receiver operating at 15 Gb/s

Benjamin G. Lee, Solomon Assefa, et al.

CLEO-SI 2011

View all publications

Abstract

Related

Four-channel WDM transmitter with heterogeneously integrated III-V/Si photonics and low power 32 nm CMOS drivers

Demonstration of 300 Gbps error-free transmission of WDM data stream in silicon photonic wires

A 2.6mW 370MHz-to-2.5GHz open-loop quadrature clock generator

Hybrid-integrated germanium photodetector and CMOS receiver operating at 15 Gb/s