Reinaldo A. Bergamaschi, D. Brand, et al.
ICCAD 1995
Paper
Incremental synthesis
Abstract
A small change in the input to logic synthesis may cause a large change in the output implementation. This is undesirable if a designer has some investment in the old implementation and does not want it perturbed more than necessary. We describe a method that solves this problem by reusing gates from the old implementation, and restricting synthesis to the modified portions only.
Related
Conference paper
Software falsifier
D. Brand
ISSRE 2000
Conference paper
Applications of global flow analysis in logic synthesis
Leonard Berman, Louise Trevillyan, et al.
ISCAS 1987
Sandip Kundu, Sudhakar M. Reddy, et al.
ICCAD 1987