Conference paper
Binary representation of cycle Tanner-graph GF(2b) codes
Xiao-Yu Hu, Evangelos Eleftheriou
IEEE ICC 2004
We present a reverse concatenation (RC) architecture using Reed-Solomon (RS) error-correction codes (ECCs). The scheme employs very-high-rate pre-RS modulation codes followed by RS parity symbol insertion. The very-high-rate modulation codes in the RC scheme, which facilitate timing recovery and automatic gain control and reduce the detector path memory, are of the same type as the modulation codes that have been used in generalized partial-response maximum-likelihood (PRML) detection systems. © 2007 IEEE.
Xiao-Yu Hu, Evangelos Eleftheriou
IEEE ICC 2004
Gael F. Close, Urs Frey, et al.
IEEE TCAS-I
Ana Stanojevic, Giovanni Cherubini, et al.
Neural Computing and Applications
Angeliki Pantazi, Jens Jelitto, et al.
MECH 2010