M. Shih, E.S. Kuh, et al.
MCMC 1992
An exact zero skew clock routing algorithm using the Elmore delay model is presented. Recursively in a bottom-up fashion, two zero-skewed subtrees are merged into a new tree with zero skew. The algorithm can be applied to single-staged clock trees, multi-staged clock trees, and multi-chip system clock trees. It is ideal for hierarchical methods of constructing large systems. All subsystems can be constructed in parallel and independently, and then interconnected with exact zero skew. Experimental results are presented.
M. Shih, E.S. Kuh, et al.
MCMC 1992
R.S. Tsay, I. Lin
Annual ASIC Conference and Exhibit 1992
R.S. Tsay, Juergen Koehl
DAC 1991
Reinaldo A. Bergamaschi
ICCAD 1991