A.B. McLean, R.H. Williams
Journal of Physics C: Solid State Physics
The design and packaging of integrated circuits requires the calculation of capacitances for three-dimensional conductors located on parallel planes. An integral-equation (IE) computer-solution technique is presented, which provides accurate results. The solution technique minimizes computer storage requirements while maintaining calculating efficiency without excessive computation times. Copyright © 1973 by The Institute of Electrical and Electronics Engineers, Inc.
A.B. McLean, R.H. Williams
Journal of Physics C: Solid State Physics
G. Will, N. Masciocchi, et al.
Zeitschrift fur Kristallographie - New Crystal Structures
A. Krol, C.J. Sher, et al.
Surface Science
Julien Autebert, Aditya Kashyap, et al.
Langmuir