A. Krol, C.J. Sher, et al.
Surface Science
The design and packaging of integrated circuits requires the calculation of capacitances for three-dimensional conductors located on parallel planes. An integral-equation (IE) computer-solution technique is presented, which provides accurate results. The solution technique minimizes computer storage requirements while maintaining calculating efficiency without excessive computation times. Copyright © 1973 by The Institute of Electrical and Electronics Engineers, Inc.
A. Krol, C.J. Sher, et al.
Surface Science
Imran Nasim, Melanie Weber
SCML 2024
F.J. Himpsel, T.A. Jung, et al.
Surface Review and Letters
J. Tersoff
Applied Surface Science