Jente B. Kuang, Ching-Te Chuang
IEEE TCAS-II
This paper presents a new self-alignment concept for scaled-down bipolar transistors: the self-aligned lateral profile. Using this concept to form the impurity profile and combining it with a wraparound base contact to reduce the emitter-base contact spacing and an n+-polyrefractory metal emitter stack to reduce the emitter resistance, a highperformance and potentially high-yield device structure can be obtained. The device structure can be adapted to a CMOS or merged bipolar-CMOS process and can also be easily optimized for analog applications. Copyright © 1987 by The Institute of Electrical and Electronics Engineers, Inc.
Jente B. Kuang, Ching-Te Chuang
IEEE TCAS-II
Ning Li, Satoshi Oida, et al.
Nature Communications
Meng-Hsueh Chiang, Tze-Neng Lin, et al.
IEEE SOI 2006
Aditya Bansal, Jae-Joon Kim, et al.
VLSID 2008