Analysis and modeling of threshold voltage mismatch for CMOS at 65 nm and beyond

Jeffrey B. Johnson; Terence B. Hook; Yoo-Mi Lee

doi:10.1109/LED.2008.2000649

IEEE Electron Device Letters

Paper

01 Jul 2008

Analysis and modeling of threshold voltage mismatch for CMOS at 65 nm and beyond

View publication

Abstract

This letter investigates random dopant fluctuation transistor mismatch. The dominance of the halo implant is demonstrated experimentally and with simulation, and a compact model form is developed for improved representation of the phenomenon. © 2008 IEEE.

Conference paper

Off-state self-heating, micro-hot-spots, and stress-induced device considerations in scaled technologies

Siyu Koswatta, N. Mavilla, et al.

IEDM 2015

Conference paper

High performance 14nm SOI FinFET CMOS technology with 0.0174μm² embedded DRAM and 15 levels of Cu metallization

C.-H.C-H. Lin, Brian Greene, et al.

IEDM 2014

Paper

Effects of trap-assisted tunneling on gate-induced drain leakage in silicon-germanium channel p-type FET for scaled supply voltages

Vishal A. Tiwari, Rama Divakaruni, et al.

Japanese Journal of Applied Physics

Conference paper

ETSOI CMOS for system-on-chip applications featuring 22nm gate length, sub-100nm gate pitch, and 0.08μm² SRAM cell

Kangguo Cheng, A. Khakifirooz, et al.

VLSI Circuits 2011

View all publications

Abstract

Related

Off-state self-heating, micro-hot-spots, and stress-induced device considerations in scaled technologies

High performance 14nm SOI FinFET CMOS technology with 0.0174μm2 embedded DRAM and 15 levels of Cu metallization

Effects of trap-assisted tunneling on gate-induced drain leakage in silicon-germanium channel p-type FET for scaled supply voltages

ETSOI CMOS for system-on-chip applications featuring 22nm gate length, sub-100nm gate pitch, and 0.08μm2 SRAM cell

High performance 14nm SOI FinFET CMOS technology with 0.0174μm² embedded DRAM and 15 levels of Cu metallization

ETSOI CMOS for system-on-chip applications featuring 22nm gate length, sub-100nm gate pitch, and 0.08μm² SRAM cell