Anshul Gupta, Charu Gupta, et al.
IEEE T-ED
Paper
Analysis and modeling of threshold voltage mismatch for CMOS at 65 nm and beyond
Abstract
This letter investigates random dopant fluctuation transistor mismatch. The dominance of the halo implant is demonstrated experimentally and with simulation, and a compact model form is developed for improved representation of the phenomenon. © 2008 IEEE.
Related
Dechao Guo, G. Karve, et al.
VLSI Technology 2016
Conference paper
SRAM Cell Design for Stability Methodology
Clement Wann, Robert Wong, et al.
VLSI Technology 2005
C. J. Penny, S. Gates, et al.
IITC 2017