Ramachandran Muralidhar, Robert Dennard, et al.
IEEE J-EDS
Paper
Analysis and modeling of threshold voltage mismatch for CMOS at 65 nm and beyond
Abstract
This letter investigates random dopant fluctuation transistor mismatch. The dominance of the halo implant is demonstrated experimentally and with simulation, and a compact model form is developed for improved representation of the phenomenon. © 2008 IEEE.
Related
Nauman Z. Butt, Jeffrey B. Johnson
IEEE Electron Device Letters
Anil K. Bansal, Charu Gupta, et al.
IEEE T-ED
Ning Lu, Terence B. Hook, et al.
IEEE Electron Device Letters